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Abstract—A novel on-chip impedance matching and power-
combining method, the distributed active transformer is presented.
It combines several low-voltage push–pull amplifiers efficiently
with their outputs in series to produce a larger output power while
maintaining a 50-
 match. It also uses virtual ac grounds and
magnetic couplings extensively to eliminate the need for any off-
chip component, such as tuned bonding wires or external induc-
tors. Furthermore, it desensitizes the operation of the amplifier to
the inductance of bonding wires making the design more repro-
ducible. To demonstrate the feasibility of this concept, a 2.4-GHz
2-W 2-V truly fully integrated power amplifier with 50-
 input
and output matching has been fabricated using 0.35- m CMOS
transistors. It achieves a power added efficiency (PAE) of 41% at
this power level. It can also produce 450 mW using a 1-V supply.
Harmonic suppression is 64 dBc or better. This new topology
makes possible a truly fully integrated watt-level gigahertz range
low-voltage CMOS power amplifier for the first time.
Index Terms—Circular geometry, CMOS analog integrated cir-
cuit, distributed active transformer, double differential, harmonic
control, impedance transformation, low voltage, power amplifier,
power combining.
I. INTRODUCTION
THE DESIGN of a fully integrated power amplifier with areasonable output power, efficiency, and gain remains one
of the major challenges in today’s pursuit of a single-chip inte-
grated transceiver. Although several advances have been made
in this direction, a truly fully integrated CMOS power amplifier
at watt level output power has not been reported to this date.
Multiple external components such as bonding wires and
external baluns have been used as tuned elements to produce
output power levels in excess of 1 W using CMOS [1], [2] or
Si-Bipolar transistors [3], [4]. Alternative technologies with
higher breakdown voltage devices or higher substrate resistivity
have been used to increase the output power and efficiency of
integrated amplifiers. In particular, LDMOS transistors with a
breakdown voltage of 20 V [5] and GaAs monolithic microwave
integrated circuits (MMICs) with semi-insulating substrate
[6]–[8] have been used to integrate power amplifiers. To date, the
highest power levels achieved with fully integrated amplifiers
in standard silicon are on the order of 100 mW [9], [10].
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Two main obstacles in the design of a fully integrated CMOS
power amplifier are the low drain–gate, drain–source, and
drain–substrate breakdown voltages of the transistor and the
low resistivity of the substrate. The low breakdown voltage
limits the output power and the low substrate resistivity reduces
amplifier’s power efficiency. These problems are exacerbated
as the CMOS transistor’s minimum feature size is scaled down
for faster operation resulting in lower substrate resistivity and
smaller breakdown voltages.
To achieve a larger output power despite the low transistor
breakdown voltage, some form of impedance transformation is
necessary. This impedance transformation could be achieved
using an ideal 1 : transformer. Unfortunately, an on-chip
spiral 1 : transformer on a standard CMOS substrate is very
lossy and will degrade the performance of the amplifier greatly
[11]–[13]. An on-chip resonant match presents a lower, yet sig-
nificant, loss [13]. This problem becomes worse as the desired
power level increases and/or the transistor breakdown voltage
decreases. Another difficulty presented by these methods is
the thermal dissipation. By not using any means of power
combining, the active device is concentrated in one place,
resulting in a higher junction temperature that can lower the
long-term reliability or even damage the transistor.
This paper describes a novel distributed active-transformer
power amplifier (DAT) as an alternative and efficient method
of impedance transformation and power combining to achieve
a high output power while maintaining an acceptable power
efficiency. It overcomes the low breakdown voltage of short-
channel MOS transistors and thermal dissipation problems. This
new circular geometry can be used to implement linear classes
A, AB, and B, as well as the switching mode E/F family [14]
of push–pull switching power amplifiers. Details of the passive
impedance transformation and power-combining network com-
paring its efficiency to the conventional methods are presented
in a companion paper [13]. Section II explains in more detail the
challenges in designing a power amplifier using CMOS tech-
nology. In Section III, the design evolution leading to the DAT
power amplifier is described. Section IV gives a detailed insight
about classes of operations, which might be used with the DAT.
Experimental results are presented in Section V.
II. CHALLENGES IN INTEGRATED POWER AMPLIFIERS
Several problems arise when using submicron CMOS tech-
nology without any off-chip components or wire-bond induc-
tors for watt-level fully integrated power amplifiers. Design is-
0018–9200/02$17.00 © 2002 IEEE
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Fig. 1. Block diagram of a power amplifier with critical points for integration.
sues of a power amplifier are described here to illustrate these
problems. Fig. 1 shows a simplified diagram of a power ampli-
fier with its key parts.
In terms of frequency response, today’s submicron CMOS
and/or Si-bipolar technologies offer very acceptable n-channel
or n-p-n transistors (e.g., and of 0.15- m CMOS tran-
sistors reach up to 80 GHz). If the only limitation is transistor’s
speed and gain, in principle it is possible to design switching or
linear-mode amplifiers up to the 20 GHz range. Unfortunately,
low breakdown voltages and high knee voltages,1 , of the
transistors limit the maximum voltage swing at their drains
or collectors. This voltage swing limitations make a large
impedance transformation necessary in order to deliver any
power beyond 100 mW to 50- loads, . This can be seen
from the following calculations for a knee voltage of 0.5 V and
supply voltage of 3 V:
V
mW (1)
Another issue is the drain impedance control at the funda-
mental frequency and at the harmonic frequencies taking into
account the transistor parasitic capacitances. Impedance con-
trol is required to achieve the desired harmonic suppressions
at the output and to improve the drain wave shaping for better
power efficiency [15]. This harmonic control must incorporate
an inductor, in order to achieve a high-frequency selectivity and
to resonate the transistor drain capacitance, as may be seen in
the block diagram of the hypothetical power amplifier shown
in Fig. 1. Even in class-A operation, in order to satisfy the rigid
wireless communications standards, it is necessary to have some
harmonic suppression to offset the transistor nonlinearity pre-
sented when the power amplifier is operating near its gain com-
pression point.
Due to the series metal resistance and induced currents in sub-
strate, the on-chip harmonic rejection inductor presents a very
low quality factor . Therefore, this loss component can have a
1Knee voltage is defined to be the voltage below which the device ceases
to operate as a transconductance. For the MOS device, it is the voltage below
which the device operates in the triode region [15].
significant effect on the power efficiency of a watt-level submi-
cron CMOS power amplifier in multigigahertz range, typically
losing 20%–40% of the power supplied from dc supply in this
inductor alone. In order to minimize its loss, the impedance of
this inductor should be comparable to the low impedance of the
load presented to the transistor and the output impedance of the
transistor. For example, to achieve 1-W power with a 3-V supply
and a of 0.5 V, the maximum load resistance presented to the
transistor may be calculated as
V
W
(2)
Another difficulty brought by this low-impedance inductor
is its layout dimensions. For a single-ended amplifier topology,
the transistor size has to be large in order to have an accept-
able maximum drain current and a low . In this scenario, the
physical size of this inductor becomes comparable to that of the
transistor making it difficult to establish a low parasitic the con-
nection between the two.
It is also necessary to provide the dc power supply to the
amplifier. As shown in Fig. 1, very low-impedance and low-loss
connections are required for both ground and positive supply
nodes and a high impedance inductor may be necessary to block
the ac signal from the power supply. If implemented on-chip,
this inductor will have a significant power loss mainly due to
the metal resistance. When tuning precision is not required, the
dc may be provided by wire bonds. Providing a low-loss and
low-impedance ac ground is also a challenge because, unlike in
GaAs technology, the silicon substrate is thick and does not have
a backside ground plane with via access.
In order to obtain watt-level output power despite the low
breakdown voltage of the available devices, one can resort to
impedance transformation, power combining, or an amalgama-
tion of both. It is necessary to present to the transistor drain
or collector a low impedance, which must be matched to the
50- load. The impedance transformation could be achieved
using an ideal 1 : transformer. Unfortunately, an on-chip spiral
1 : transformer on a standard CMOS substrate is very lossy
and will degrade the performance of the amplifier significantly
[11]–[13]. Another way to perform the impedance transforma-
tion is through a resonant match. A capacitor is connected in
parallel to the 50- load and an inductor in series, as
shown by Fig. 2(a). This transformation can be seen graphically
on the Smith Chart of Fig. 2(b). Although this method achieves
lower loss than the transformer, its loss is still significant and
presents a layout problem similar to that described previously
for the impedance control inductor [13].
In the input network of Fig. 1, it is necessary to place an in-
ductor in parallel to the gate to resonate the gate capacitance in
order to match the low gate impedance to 50- input. Besides
the loss associated with this component and the difficulty in ob-
taining the necessary low-impedance low-loss ground, the input
network also necessitates a low impedance dc block for gate
biasing. Although easily implemented by an on-chip capacitor,
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Fig. 2. (a) Resonant impedance transformation network. (b) Its impedance
transformation shown graphically using a Smith chart.
the large size of this dc block is undesirable since it consumes
a large die area.
III. DISTRIBUTED ACTIVE TRANSFORMER
As described in the previous section, there are many chal-
lenges in designing a watt-level power amplifier in CMOS. The
distributed active transformer (DAT) addresses these problems
reducing their effects significantly, thus allowing the design of
a truly fully integrated power amplifier realizable using submi-
cron CMOS technology.
The DAT combines several low-voltage push–pull amplifiers
efficiently to produce a larger output power while maintaining
a 50- match. It also uses virtual ac grounds and magnetic cou-
plings extensively to eliminate the need for any off-chip compo-
nent such as inductors, capacitors, and tuned wire-bond induc-
tors. Furthermore, it desensitizes the operation of the amplifier
to the inductance of bonding wires and makes the design more
reproducible.
This section describes the design evolution leading to the dis-
tributed active-transformer power amplifier. It is worthwhile to
note that although the approach is described for MOSFETs here,
this architecture may be implemented in a similar way using
other technologies such as bipolar junction transistors, metal-
semiconductor field effect transistors (MESFETs), or high elec-
tron mobility transistors (HEMTs).
A. Differential Push–Pull Topology
The basic building block of the new topology is the push–pull
amplifier shown in Fig. 3. This topology creates a virtual ac
ground at the power supply and ground. Because these virtual
ac grounds are created by symmetry, they are inherently low
loss and low impedance. They also avoid the need for a lossy
on-chip choke inductor. The connection from these ac virtual
grounds to the positive supply and ground will carry only current
at dc and even harmonics, thus eliminating the loss caused by
the RF signal at the fundamental frequency and odd harmonics
going through lossy supply lines. Furthermore, this effect de-
sensitizes the operation of the amplifier to the inductances of
bonding wires, making the design more reproducible. It also
eliminates the need for a large on-chip bypass capacitor on the
supply.
Fig. 4(a) and (b) shows a push–pull amplifier illustrating the
impedances seen by even and odd harmonics, respectively. The
Fig. 3. Push–pull amplifier with virtual ac grounds at the power supply and
ground.
differential output signal, , does not contain any even
harmonic components due to symmetry, as demonstrated by the
following equations.
(3)
(4)
(5)
where and are the magnitude and phase of the th har-
monic at the drain of transistor 1, and is the fundamental an-
gular frequency. The elimination of the even harmonics, espe-
cially the second, by the circuit symmetry allows for the use of a
lower loaded —and therefore lower loss—resonant circuit at
the drain for harmonic suppression as it only needs to suppress
odd harmonics.
If switching modes of operation are desirable, the differential
symmetry of this topology provides high impedances, ,
at each even harmonic to the transistor drains regardless of the
impedances of the output resonant network, , at these frequen-
cies, as shown by Fig. 4(a). The transistor drain impedances at
odd harmonics will be , as can be seen in Fig. 4(b) and the
following equations.
(6a)
(6b)
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Fig. 4. Effective impedance at the transistor drain. (a) Even harmonic signals.
(b) Odd harmonic signals.
Fig. 5. Comparison of the loss mechanisms for a one-turn spiral and a slab
inductor.
By providing a short circuit between the drains at each odd
harmonic using a simple parallel LC tank tuned to a frequency
slightly above the fundamental frequency, the drain impedance
will be inductive at the fundamental and will be small at odd
harmonics and large at even harmonics. If transistors are driven
into saturation, these impedances shape the drain waveforms to
perform the high efficiency class E/F operation [14].
B. Slab Inductor
On-chip slab inductors2 present a significantly higher
and consequently lower loss when compared to conventional
low-impedance single-turn spiral inductors. Several factors
contribute to the higher of the slab inductors. First, the negative
mutual inductance between the current through metals on the op-
posite side of the spiral are reduced. Hence, the total metal length
to obtain the same inductance is shorter than the circumference of
the loop. Therefore, the resultant inductor demonstrates a lower
total series metal resistance, as shown in Fig. 5. Second, the shunt
resistance through the substrate between the two terminals of
the inductor, and , will be higher because of the larger
distance between them, as illustrated in Fig. 5. Thus, the
2Slab inductors are two-port inductors formed by a straight piece of metal, as
opposed to curled metal used in one- or two-port spiral inductors.
Fig. 6. Circular geometry power amplifier with four push–pull amplifiers and
eight transistors.
substrate current and power loss caused by it will be reduced.
Third, the metal width of the inductor may be increased beyond
the maximum set by the spiral geometry. With wider metal,
the series metal resistance is reduced, although capacitive
coupling to the substrate is increased. This allows a better
optimization of the inductor and in many cases the total loss
can be significantly reduced.
A slab inductor is used as drain inductor , as shown in
Fig. 3, in order to control the impedances at the fundamental
frequency and harmonics and also to provide a path for the dc
supply current.
C. Circular Geometry
Circular geometry is a means to create low-loss low-
impedance virtual ac grounds while using several power
amplifier blocks simultaneously. For instance, Fig. 6 shows
the primary circuits with four push–pull power amplifiers and
eight transistors.
This architecture allows the creation of virtual ac grounds
without having to connect together the sources of the pair of
transistors of each push–pull amplifier, as shown in Fig. 3. With
slab inductors, this connection is physically impossible, without
compromising the amplifier operation, as the slab inductors
create a large distance between the sources. If a long metal line
is used to connect the sources of this pair of transistors, the
inductance of this metal will be comparable to that of the drain
slab inductor. The resulting source degeneration inductor will
seriously degrade the amplifier performance and hence should
be avoided.
AC virtual grounds for the fundamental and all odd harmonics
can be created in the corner points of the circular geometry by
connecting together the sources of the transistors of the adja-
cent push–pull amplifiers. By driving these transistors in op-
posite phase, as shown in Fig. 4, their source currents, which
belong to different push–pull amplifiers, have the same ampli-
tude and the opposite phase and therefore cancel each other.
The result is similar to connecting the sources of the pair of
transistors belonging to the each push–pull amplifier with short
low-impedance connection. Two electrical diagrams show how
four push–pull amplifiers of Fig. 7 are rearranged to form the
circular geometry of Fig. 8.
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Fig. 7. Four conventional push–pull amplifiers using virtual ac grounds.
D. Cross-Connected Capacitors
The connection of the drain tank capacitor presents similar
difficulties. These capacitors cannot be connected between the
drains of transistors belonging to the same push–pull amplifier
in a conventional way, as the inductance of the long metal lines
used to connect them will be comparable to that of the drain
slab inductor. In order to solve this layout problem, these capac-
itors are connected between the drains of adjacent transistors of
the circular geometry belonging to the adjacent push–pull am-
plifiers, as seen in Fig. 6. The voltage between the drains of
these adjacent transistors is identical to the voltages between the
drains of a single push–pull amplifier, so long as the transistors
are driven in proper phase, as shown in Fig. 6. Therefore, if we
connect the capacitors between the drains of adjacent transis-
tors, their currents remain exactly the same and the circuit op-
eration does not change. This produces a harmonic suppression
and wave shaping identical to connecting the capacitor across
the drains of each differential pair.
E. Distributed Active Transformer Power Combining
Although the circular geometry introduced in Section III-C
allows several push–pull amplifiers to be designed to reduce the
serious layout and thermal dissipation problems, their output
powers must still be combined and delivered to the load.
This power combining is accomplished by introducing a
one-turn metal strip inside the circular geometry to act as a
magnetic pickup of the output power, as shown in Fig. 9(a).
The push–pull amplifiers (four in this example), conduct
identical synchronized ac currents at the fundamental, inducing
corresponding ac magnetic fields in this secondary loop. The
internal metal loop harnesses the induced magnetic field to
generate a voltage between its terminals equivalent to the sum
of the differential voltages of the push–pull amplifiers.
Another way to interpret this is to view this topology as
push–pull amplifiers each with a 1 : 1 transformer, whose
Fig. 8. Four push–pull amplifiers connected in circular geometry creating ac
grounds between the adjacent push–pull blocks.
Fig. 9. (a) Distributed active-transformer amplifier with four push–pull blocks
and eight transistors. (b) Its corresponding electrical diagram.
secondary circuits are connected in series. As the primary
circuits of these transformers are independent, the result is a
1 : impedance transformation as in Fig. 9(b). This distributed
active transformer (DAT) architecture results in a simultaneous
1 : impedance transformation and transistor power com-
bining.
This DAT architecture is completed by proper tuning of the
cross-connected drain capacitors and the introduction of a ca-
pacitor in parallel with the load. Both are necessary to partially
compensate the leakage inductances created by the relatively
low coupling coefficient (e.g., ) of the transformer.
F. Cross-Connected Gate Matching
Inductors should be placed in parallel with the transistor
gates to resonate the gate capacitance as the input impedance
of any transistor large enough to obtain watt-level output power
is much lower than that of the 50- input.
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Fig. 10. Cross-connected gate matching inductor.
Fig. 11. Input power distribution network.
This inductor can cause difficulty as there is no convenient
ac ground to which to connect it, and its connection to circuit
(dc) ground will necessitate an undesirable bypass capacitor.
If the gate matching inductors of the adjacent transistors are
connected to each other instead of circuit ground as shown in
Fig. 10, an ac ground at the fundamental frequency is formed at
this connection point and no connection to dc ground is formed,
avoiding both problems. Since this connection point can be lo-
cated far from the transistors, slab inductors can be used to re-
duce the loss in this component.
G. Input Power Distribution
The power distribution network shown in Fig. 11 brings the
synchronized differential power to the gates of the transistors.
It consists of two parts, namely the connecting differential lines
bringing the balanced signal to the center of the circular geom-
etry, and a distribution network symmetrically connecting the
center point to the gates of each transistor.
The differential input can be generated either by an on-chip
balun matched to the unbalanced 50- input or by an integrated
differential pre-amp stage.
These input power-distributing lines may have a twisted
layout, as in Fig. 12, to introduce an adjustable amount of
magnetic positive feedback to enhance the gain.
IV. MODES OF OPERATION IN DISTRIBUTED ACTIVE
TRANSFORMER POWER AMPLIFIERS
The harmonic impedances available at drains in the dis-
tributed active transformer described in Section III-A allow the
DAT to operate in several different classes including A, AB, B,
Fig. 12. Input power distribution network with twisted layout to provide a
magnetic positive feedback from the output.
C, E, inverse F [16], [17], and E/F . A DAT power amplifier
can operate in one or more classes of operation depending on
the gate bias level, drive level, and drain tuning.
In this section, we analyze the DAT power amplifier starting
in either class A or class B and compressing to class E/F .
These two combinations are the most useful ones when the tran-
sistor gain is limited, as class A and B biasing conditions extract
the highest gain from the transistor. Starting in class A results in
a higher gain, while class-B operation results in a higher drain
efficiency. If the operating frequency is low relative to transistor
speed and very high transistor gain is available, other choices
might be useful.
In the following subsection, we will investigate the DAT op-
eration in classes A, B, and E/F . To simplify and clarify
the analysis, the push–pull block is further divided into three
sub-blocks, namely the input network, the active devices, and
the output network. The input network comprises every passive
component from 50- input to transistor gates, the active de-
vices block consists of transistors and gate matching inductors,
and the output network is formed by the passive components
from the drain to the 50- load including the transformer and
matching capacitors, as illustrated in Fig. 13.
A. Class A Operation
A straightforward analysis may be performed to calculate the
gain, the maximum output power, and the power efficiency as a
function of the active and passive parameters and the supply and
bias voltages. We assume that the transistor is a linear current
source with a transconductance . We assume perfect linearity
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Fig. 13. Three building blocks of a DAT: input network, active device, and output network.
(a)
(b)
Fig. 14. (a) DAT operating in class A or B mode. (b) DAT operating in class E/F mode.
in this case. An equivalent electrical diagram of a push–pull
block operating in class-A mode can be seen in Fig. 14(a).
The maximum output power will be a function of the
transistor knee voltage , [15], supply voltage, , number of
combined push–pull blocks, , output passive network power
efficiency, , and load resistance seen by each drain, , i.e.
(7)
where is the real impedance seen by the drain of each tran-
sistor in the output network, which includes the effect of the
output network losses and the load resistance. This value can be
calculated using an electromagnetic simulator or approximated
analytically [13]. The output capacitance of each transistor is
resonated out by the tuning inductance of the output passive
network, so that the load impedance including this capacitor is
purely real.
The gain will be the product of the active device gain and
the input and output passive network power transfer efficiencies
and , i.e.
(8)
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The active device gain may be calculated as a function of
transistor transconductance , the gate voltage , the gate
matching inductor and transistor equivalent parallel input resis-
tance , and drain load differential resistance .
(9)
where is the output power of the active block, as shown
in Fig. 13, is the input power of the same active block,
and is the number of combined transistors.
The drain efficiency and power added efficiency can
be calculated as functions of , , , , and .
The dc power dissipation is constant in class-A operation, as
the output power changes. Therefore, the drain efficiency as a
function of output power is given by
(10)
where is dc supply current to each transistor.
We can calculate the peak drain efficiency from (7) and
(10), as
(11)
PAE
(12)
B. Class-B Operation
Push–pull amplifiers operating in class-B mode can be ana-
lyzed to obtain closed-form solutions for the drain current and
voltage waveforms by treating even and odd current harmonics
separately. This is shown in the time-domain waveform of
Fig. 15. The drain current waveform of a transistor operating in
ideal class-B mode is composed of fundamental frequency and
even harmonics only.
These currents can be calculated as follows:
(13)
where is the period and is the peak drain current. These
waveforms can be seen in Fig. 15.
The even harmonic components of the voltage waveform
can be easily computed using the symmetry of the circuit. If
the impedance of the transistor output capacitance is much less
than , the impedance seen by the even harmonic currents
will be approximately that of the transistor output capacitance.
Fig. 15. Decomposition of the drain current waveforms into odd and even
harmonics of a DAT amplifier operating in class-B mode.
Therefore, the even harmonic component of the drain voltage,
, can be calculated by integrating , i.e.,
(14)
The fundamental component of the voltage can be computed
by multiplying the fundamental component of the drain cur-
rent by the resistance presented by the output network. As
in the class-A case presented in Section IV-A, we assume that
the output network is adjusted so that this impedance is purely
real.
(15)
The actual voltage waveform can be found by superimposing
the odd and even harmonic components, as shown in Fig. 16
(16)
It is noteworthy that the transistor output capacitance is es-
sential to this mode of operation and cannot be ignored. Without
this capacitance, the amplifier cannot operate in class-B mode
since there would be no path for the even components of the
drain current to flow through. Furthermore, if the transistors
and these capacitors are small, the even component of the drain
voltage becomes large and might damage the transistors, as de-
picted in Fig. 16. If the optimal transistor size has too small of
an output capacitance, additional lumped capacitances can al-
ways be added.
In class-B operation, the maximum output power will be
lower than that of class-A, as the even harmonics of the drain
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Fig. 16. Composition of the drain voltage waveform from odd and even
harmonics of a DAT amplifier operating in class-B mode.
voltage will increase the maximum value of the drain voltage.
This peak voltage can be calculated numerically from (15) and
(16). The maximum allowable drain voltage component at the
fundamental frequency is the difference between and .
If the even voltage peaks are small enough to be neglected,
the output power is the same as for class-A under same
conditions, i.e.
(17)
An example of the drain waveform for , 0.3
and 0.2 can be seen in Fig. 16.
The gain of the active block for this mode of operation
can be calculated as follows:
(18)
The gain under conditions described by (18) will be 6 dB
lower than the gain of the class-A operation. The gain of actual
amplifier will be even lower since the transistor transconduc-
tance in the class-B operation is lower than that under class-A.
The total power gain can be computed using (8).
Combining (9) with (18), we notice that the drain efficiency
and PAE can be calculated as functions of , , , ,
and . The dc power dissipation is proportional to in
class-B operation, therefore
(19)
It is interesting to notice that in both class-A and class-B cases
the drain efficiency can be kept higher when output power is low
if we can change either or or both dynamically as
changes. Equations (10) and (19) clearly show this fact.
Fig. 17. Equivalent circuit of a push–pull class E/F power amplifier with
transistors operating substantially as switches.
We can calculate the peak efficiency from (17) and
(20), if the peaking in the drain voltage caused by even harmonic
components is negligible, i.e.
(20)
Finally, PAE can be determined using (12) and (20).
C. Class E/F Operation
Class E/F belongs to the recently introduced E/F family
of zero voltage switching (ZVS) power amplifiers [14]. In this
amplifier, the impedance seen by the transistor drain is the same
as that of the class inverse F [16], [17] at every odd harmonic
frequency and the same as that of class E for the fundamental
and the even harmonics.
To analyze class E/F , the transistors should be approxi-
mated as switches with series resistance [14]. This assump-
tion is valid when the input power is high enough so that the
transistor is either open or operates in the triode region during
most of the cycle. The equivalent circuit may be seen in Fig. 17.
There is no known simple solution to analyze the circuit when
the transistor is operating part of the cycle as a current source
and part of the cycle as an open or short circuit. Also, it is dif-
ficult to calculate the value of analytically as a function of
the input power and circuit parameters, since the transistor be-
havior during the transition from the open state to the short state
and vice-versa is extremely nonlinear. This can be an interesting
subject for future work. For this paper, we assume that is
constant for the input power above a certain value. This min-
imum input power and may be extracted from numerical
simulations of the amplifier.
The simple push–pull circuit of Fig. 17 can be used to pro-
vide virtual short circuits at the odd harmonics to each switch
while leaving the impedance seen by the switches at the even
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Fig. 18. Voltage and current waveforms of the switches of a class E/F
power amplifier. The change in the current waveform with increasing transistor
output capacitance is depicted. The current on the plot does not include the
current through this capacitance.
harmonics to be that of the switch output capacitance, as de-
scribed in Section III-A. Furthermore, due to the symmetry of
the circuit, the even harmonics are suppressed at the load, easing
the task of filtering the output.
Initially, we assume the loss is negligible and the loaded
of the resonator composed of and is high. If this resonator
is tuned near the fundamental frequency , the voltage across
it must be a sinusoid at that frequency. The resonator is then
detuned to have the required inductance at the fundamental
frequency to achieve ZVS conditions. The resonator should
present between the transistor drains a reactance equal to that
of each transistor’s output capacitance, but with the opposite
sign. Kirchhoff’s voltage law requires that the voltage across
the resonator be the same as the difference between the switch
voltages, and . In addition, and are zero during the
half-period when the corresponding switch is closed. Therefore,
the voltage across each switch must be half-sinusoidal, as in
Fig. 18. For the dc voltage of this waveform to equal the supply
voltage , the peak voltage must be , i.e.
(21)
(22)
The currents and through the output capacitors
and may be found using the known switch voltages,
i.e.
(23)
(24)
If is large and conducts only dc current, for each half-
cycle, one of the transistors is open circuited (and can be re-
moved from the circuit), while the other is short circuited and
conducts the excess current. Therefore, we can calculate the cur-
rents through the switches, and , as a function of amplifier
total dc current as follows:
(25)
(26)
The waveforms for the class E/F amplifier with linear
output capacitance, calculated from (21)–(26), are plotted in
Fig. 18. A similar solution exists for nonlinear capacitors [14].
To calculate the amplifier total dc current, , we can
equate the fundamental frequency component of the square
current through the switches to twice the current through the
load. This will result in
(27)
The instantaneous power loss is the product of and its
rms current. The average power loss is then given by
(28)
To account for loss, the series resistance of the switch
and the voltage drop associated with it are included in (28).
Since the amplifier is saturated, the output power is no longer
a function of the input power, but is instead a function of supply
voltage . We can calculate the approximate output power of
the circular geometry amplifier as follows:
(29)
As is not a function of , the gain can be calculated
using (28).
(30)
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Fig. 19. Electrical diagram of a complete DAT amplifier with four push–pull blocks.
The drain efficiency may be computed using (27) and (28) to
be
(31)
Finally, the PAE may be obtained from (12), (30), and (31).
V. EXPERIMENTAL RESULTS
As a demonstration of the concept, a 2-W 2.4-GHz single-
stage fully integrated DAT switching power amplifier in class
E/F has been fabricated and measured using 0.35- m CMOS
transistors in a BiCMOS process technology. This process of-
fers three metal layers, the top one being 3- m thick with a dis-
tance of 4.3 m from the substrate, the substrate has a resis-
tivity of 8 cm. The chip area is 1.3 mm 2.0 mm including
pads. The complete electrical diagram of the designed circuit
and a microphotograph of the chip can be seen in Figs. 19 and
20. Quasi-3-D simulation using SONNET [18] and circuit sim-
ulation using ADS [19] have been performed on the complete
structure as a part of the design cycle to verify the performance
of the amplifier.
In our measurement, the chip is glued directly to a gold-plated
brass heat sink using conductive adhesive to allow enough
thermal dissipation. The chip ground pads are wire bonded
to the heat sink. The input and output are wire bonded to
50- microstrip lines on printed circuit board. Supply and
gate bias pads are also wire bonded. The input is driven using
a commercial power amplifier connected to the circuit input
through a directional coupler to measure the input return loss.
The output is connected to a power meter through a 20-dB
attenuator and 2.9-GHz low-pass filter to avoid measuring
harmonic signal powers. All measurement system power losses
Fig. 20. Microphotograph of the first fabricated 2-W DAT power amplifier at
2.4 GHz using 0.35-m CMOS technology.
are calibrated out, including the connector and Duroid board
losses. The bond-wire power loss is included in the amplifier’s
measured performance.
Driving a balanced load, an output power of 1.9 W at 2.4 GHz
is obtained with 8.7-dB gain using a 2-V power supply. The cor-
responding PAE is 41% and drain efficiency is 48%. The am-
plifier can also drive a single-ended load, achieving a PAE of
31% with of 2.2 W (33.4 dBm), gain of 8.5 dB, and drain
efficiency of 36%. It can also produce 450 mW using a 1-V
supply with a PAE of 27%. Figs. 21–23 show the gain and PAE
versus output power for 2-V supply with differential output, 2-V
and 1-V supplies with single-ended output, respectively. Small
signal gain biased for class-A is 14 dB and input reflection co-
efficient is 9 dB. The 3-dB bandwidth is 510 MHz centered at
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Fig. 21. Measured PAE and gain versus output power of the DAT amplifier
operating with 2 V at 2.4 GHz with 50-
 balanced output.
Fig. 22. Measured PAE and gain versus output power of the DAT amplifier
operating with 2 V at 2.4 GHz with 50-
 unbalanced output.
Fig. 23. Measured PAE and gain versus output power of the DAT amplifier
operating with 1 V at 2.4 GHz with 50-
 unbalanced output.
2.44 GHz. All harmonics up to 20 GHz were more than 64 dB
below the fundamental in the absence of the output filter.
Using the transistor parameters obtained from the HSPICE
transistor model ( and pF for
m) and output network parameters obtained from Sonnet
EM simulation ( , ), (29) predicts output
power of dBm, and (31) predicts drain efficiency
of %. The simulation predicts dBm, and
%.
The difference between the theoretical, simulated, and mea-
sured drain efficiencies may be due to the transistor drive imbal-
TABLE I
COMPARATIVE TABLE OF THE PERFORMANCES OF THE RECENTLY REPORTED
INTEGRATED POWER AMPLIFIERS
ance caused by the asymmetric feedback from the output signal
and difference in signal phase across the transistor area which
is not accounted for in the simulation.
VI. CONCLUSION
A new method for implementation of a power amplifier
in a low-voltage CMOS process was presented. A novel
fully integrated single-stage circular geometry active-trans-
former (DAT) power amplifier implemented in a low-voltage
CMOS process achieves 1.9-W output power with 41% (31%
single-ended) PAE at 2.4 GHz. It can also be used as a 450-mW
2.4-GHz amplifier with 27% PAE using a 1-V supply. The
circuit includes input and output matching to 50 , requiring
no external components. This new concept combines several
push–pull amplifiers efficiently with an extensive use of virtual
ac grounds and magnetic couplings. None of the bonding wires
is used as signal path inductors, making the circuit insensitive to
their exact value. This is the first reported truly fully integrated
power amplifier to achieve over 1 W in the gigahertz range
using a low-voltage CMOS process, as can be seen in Table I,
summarizing the previous works.
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